RCA GOVERNMENT COMMUNICATIONS SYSTEMS CAMDEN NJ F/6 9
POWER CONTROLLER 28VDC LOAD SWITCHING (N.O. SPST).(U)
N62269-77-C-0#13
NADC -76/25-36
NL F/6 9/5 AD-A082 759 UNCLASSIFIED 1052

ADA 082759



FINAL REPORT 31 Aug 77- 21 Jan 6 POWER CONTROLLER 28VDC LOAD SWITCHING (N.O. SPST)

John B. McMackin

Government Communications Systems Government Systems Division RCA CORPORATION Camden, New Jersey 08012

Contract No. N_62269-77-C-0413

Prepared for NAVAL AIR DEVELOPMENT CENTER Warminster, Pennsylvania 18974

Approved By:

Communications Equipment

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered

REPORT DOCUMENTATION PAGE 1. REPORT NUMBER 12. GOVT ACCESSION NO	
	READ INSTRUCTIONS BEFORE COMPLETING FORM
	3. RECIPIENT'S CATALOG NUMBER
NADC-76215-30'	<u> </u>
4. TITLE (and Subtitio)	3. TYPE OF REPORT & PERIOD COVERES
Final Report	Final Report 31 Aug 77 to 21 Jan 80
Power Controller 28VDC	4. PERFORMING ORG. REPORT NUMBER
Load Switching (N.O. SPST)	
7. AUTHOR(a)	E. CONTRACT OR GRANT NUMBER(s)
John B. McMackin	N 62269-77-C-04137
9. PERFORMING ORGANIZATION NAME AND ADDRESS	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
A Government Communication Systems Government System Division	A3400000/001C/6WSL04-
RCA Corp., Camden, NJ 08012	0000 RA601
11. CONTROLLING OFFICE NAME AND ADDRESS Naval Air Development Center (AVTD-30P9)	12. REPORT DATE
Naval Air Development Center (AVTD-30P9)	21 January1980
Warminster, Pennsylvania 18974	13. NUMBER OF PAGES
TA. MONITORING AGENCY NAME & ADDRESS(If different from Controlling Office)	18. SECURITY CLASS. (of this report)
	Unclassified
	ISA. DECLASSIFICATION/DOWNGRADING
	SCHEDULE
Approved for Public Release; Distribution	
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different in	
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different to	
17. DISTRIBUTION STATEMENT (of the abetract entered in Block 20, if different to	
17. DISTRIBUTION STATEMENT (of the electract entered in Block 20, if different to	on Report)
17. DISTRIBUTION STATEMENT (of the abetract entered in Block 20, if different in 18. SUPPLEMENTARY NOTES 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identity by block number	on Report)
17. DISTRIBUTION STATEMENT (of the electract entered in Block 20, if different to	on Report)
17. DISTRIBUTION STATEMENT (of the abetract entered in Block 20, if different in 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Solid State Power Controllers	on Report)
17. DISTRIBUTION STATEMENT (of the abetract entered in Block 20, if different in 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identity by block number Solid State Power Controllers Advanced Aircraft Electrical System	na Report)
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different to 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Solid State Power Controllers Advanced Aircraft Electrical System 28. ABSTRACT (Continue on reverse side if necessary and identify by block number)	na Report)
17. DISTRIBUTION STATEMENT (of the abetract entered in Block 20, if different in 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identity by block number Solid State Power Controllers Advanced Aircraft Electrical System	na Report)
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different to 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Solid State Power Controllers Advanced Aircraft Electrical System 26. ABSTRACT (Continue on reverse side if necessary and identify by block number)	na Report)
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different to 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Solid State Power Controllers Advanced Aircraft Electrical System 28. ABSTRACT (Continue on reverse side if necessary and identify by block number)	na Report)
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different to 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Solid State Power Controllers Advanced Aircraft Electrical System 26. ABSTRACT (Continue on reverse side if necessary and identify by block number)	na. Report)
17. DISTRIBUTION STATEMENT (of the abetract entered in Block 20, if different to 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Solid State Power Controllers Advanced Aircraft Electrical System 28. ABSTRACT (Continue on reverse side if necessary and identify by block number)	na Report)

DD 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED

THE REAL PROPERTY OF THE PARTY OF THE PARTY

SECURITY CLASSIFICATION OF THIS PAGE (When Date Enterer

REPORT DOCUMENTATION PAGE (CONTINUED)

Block No. 20 ABSTRACT

A solid state power controller has been designed in four ratings to switch 28vDC power to selected loads upon remote command. The four ratings trip out at currents of 10, 5, 2 and 1/2 amps. The design allows for wide variations in load and supply voltage and will not trip out on short load transients of up to 1000% of rated load current. In case of failure of the controller circuitry, an internal fuse protects the load from excessive current. The control current which operates the controller also provides a sensing function so that the state of the controller can be determined remotely. The controllers are designed to operate over a case temperature range of -54°C to 120°C. A quantity of 100 units have been fabricated, tested, and supplied to the Navy.



TABLE OF CONTENTS

SECTION		TITLE	PAGE
1.0	INTROD	UCTION	1
2.0	CIRCUI:	r design and operation	2
	2.1	General Description	2
	2.2	Subcircuit Design and Operation	2
	2.2.1	Logic Subcircuit	8
	2.2.2	Amplifier Subcircuit	13
	2.2.3	Power Subcircuit	19
3.0	PHYSICAL DESIGN		
	3.1	Header and Cover	30
	3.2	Internal Construction	35
	3.2.1	Power Subassembly	35
	3.2.2	Control Subassembly	36
4.0	MANUFA	CTURING AND TESTING	40
	4.1	Control Subassembly	40
	4.2	Power Subassembly	45
	4.3	Controller Integration	47
	4.4	Controller Testing	49
5.0	RECOMMENDATIONS		
APPENDIX			
A	Parts List		
В	Hybrid Layouts		
C	Test Procedure		
D	Specification		
E	Failure Mode Analysis		

ALTONOOPINA MANAGEMENT

LIST OF ILLUSTRATIONS

FIGURE NO.	TITLE	PAGE
1	General Block Diagram	3
2 a	DC Controller, Cover On	4
2b	DC Controller, Cover Off - Top View	5
2c	DC Controller, Cover Off - Side View	6
2 đ	DC Controller, Cover Off - Underside View	7
3	Block Diagram - Logic Hybrid Outlined	9
4	Logic Hybrid Schematic	10
5	Block Diagram - Amplifier Hybrid Outlined	14
6	Amplifier Hybrid Schematic	15
7	Trip Timing	17
8	Block Diagram - Power Hybrid Outlined	20
9 a	Power Hybrid Schematic - 10 Amp	21
9 b	Power Hybrid Schematic - 5 Amp	22
90	Power Hybrid Schematic - 2 Amp	23
9 d	Power Hybrid Schematic - 1/2 Amp	24
10	Sense Resistor Fusing Characteristics	29
lla	Package Design	31
11b	Header Layout	32
llc	Header Connections	33
11 d	Cross Section	34
12	Cross-Section of Power Hybrid	37

LIST OF ILLUSTRATIONS CON'TD.

FIGURE NO.		PAGE
13	Opto-Coupler Orientation	39
14a	Production Flow Chart	41
14b	Production Flow Chart	42
14c	Production Flow Chart	43
	LIST OF TABLES	
TABLE NO.		PAGE
1	Group I Test Results	53
2	Test Results - Operation at	63

1.0 INTRODUCTION

The Final Report for the DC Controller program was prepared for the Naval Air Development Center under Contract \$N62269-77-C-0413. The text describes the circuit operation, prysical construction, assembly techniques and test procedures used in the manufacturing of one hundred power controllers. The controllers delivered operate from a nominal 28V supply and are rated for either 10A, 5A, 2A or 1/2A output load. These units were designed to comply with the requirements of Specification No. NADC-30-TS-7602 dated 27 April 1976.

This report describes the electrical design in Section 2, the physical design in Section 3, and the manufacturing process in Section 4. Appendix A is the parts list.


2.0 CIRCUIT DESIGN AND OPERATION

2.1 General Description

The electrical design of the DC power controller was divided into three subcircuits each of which was incorporated as a thickfilm hybrid. As shown in Figure 1 Logic and Amplifier hybrids provide all switching, sensing, control and voltage regulator functions internal to the controller. Since the internal sense and control functions are not dependent on the power rating of the controller module, the logic and amplifier hybrids are identical for all controllers produced. The power hybrid is constructed with a maximum of four parallel power switching stages for a 10A rated unit. For 5A, 2A or 1/2A rated controllers, the same ceramic substrate was used for the power deck construction but with fewer of the parallel switching sections implemented. By using this technique, effectively, only one power hybrid had to be developed and the physical design task was reduced to developing only one controller type. Figure 2a shows the unit with the cover on, and Figure 2b, 2c and 2d show the unit with the cover off.

2.2 Subcircuit Design and Operation

The three subcircuits of each controller were partitioned so that the interconnection between the hybrids would be minimized as shown in Figure 1. The amplifier and logic hybrids were joined back to back in a sandwich arrangement with three opto-couplers mounted on the side to form the control subassembly. The power hybrid was soldered onto the steel header and a discrete diode was added internal to the terminal posts to form the power subassembly. The interconnections between the two subassemblies were then reduced to five interface wires in addition to four of the five terminal posts brought in from the outside of the controller.



General Block Diagram






Fig. 2a DC Controller, Cover On





M 8

0

Fig. 2b

DC Controller, Cover off Top View




Fig. 2c DC Controller, Cover Off Side View




Fig. 2d DC Controller, Cover Off Underside View

2.2.1 Logic Subcircuit

Figure 3 shows a block diagram of the DC Controller portion contained in the outlined area at the left. The logic subcircuit consists of the control input interface, a 12.5 volt precision voltage regulator, the three CMOS IC's which perform as the internal control logic and part of the rise/fall time circuitry. Figure 4 is a schematic diagram of the logic hybrid.

2.2.1.1 Control Input/BIT Response

The control input interface circuit is composed of three optocouplers mounted off-board and discrete chip semiconductors. The circuit was designed to provide 1000 VAC RMS isolation between the controller's external control lines and the power and ground. In addition to providing a turn on signal to the control logic, the input circuit will alter its impedance between the two input terminals to indicate one of three values dependent on the operational state of the controller: 420Ω for a trip condition, 720Ω during normal operation, and 1100Ω if a fault has been detected when the input signal status is compared to the controller's output current. The input signal current is divided between the Z3 LED, used to indicate a turn-on signal to the logic, the ballasting resistor for zener diode D1, and two current sources that are set by the state of the controller. The zener diode develops a reference voltage of approximately 3 volts that is used for the Q20 constant current source. This insures sufficient LED current for proper operation of 23 independent of the rest of the input circuitry and over the 120°C temperature range. Q1 and Q2 also act as current sources that tap a portion of the 10ma input current when they are turned on by Zl or Z2, thus altering the circuit's effective input impedance. If the controller is in the tripped condition, both Z1 and Z2 are





Fig. 3

Block Diagram
Logic Hybrid Outlined



turned on with saturated photo transistors. The potential across R2 and R3 is then about .8V below the D1 zener voltage. These two paths tap a portion of the 10ma control current thus reducing the current through R6 and therefore reducing the voltage across this resistor. Under these conditions, the voltage drop across the input terminals will be about 4.2V when a 10ma input signal is applied to the controller. If the controller is in a normal operating condition, either passing output current with an applied input signal or turned off when no signal is applied, Z1 will be turned on and 22 will be turned off. During the normal on condition, the 10ma DC input will develop 7.2V between the input terminals. During the normal off state, the controller will respond with the 7.2V level in less than 50 µs. Since the controller output will not respond in less than 100 µs, the proper off state operation of the controller may be ascertained by short duration interrogation pulses. If a fault condition is detected by the control circuitry (output current without an applied input signal or no output with input applied), both Z1 and Z2 will remain off, the input current will be divided between R6 and Z3, and the input voltage drop will be 11V. If the voltage supply is removed from the Power In terminal, there will be no supply to the logic circuitry or 21 and 22. Therefore, if Control Input current is applied, a fault condition will also be indicated. If the controller is delivering load current without an applied input signal, the fault condition can be sensed by application of an interrogation pulse.

2.2.1.2 Control Logic

Upon application of input signal, the transistor of opto-coupler Zl turns on, allowing the input of buffer Ul/A to go high. R11, Cl, and the inverter/buffer, Ul/B, will cause a 200 microsecond delay of the input signal. This will allow sampling of the BIT state of the input circuit before turning on the controller.

The output of U1/B is fed into the off-time integrator composed of R13, C2 and D2. The output of the integrator is buffered by U3/C and U3/D and fed into the reset input of the trip state flip-flop. The off-time integrator will not allow the flip-flop to reset when a trip condition has occurred until after the control input has been removed for at least 6ms.

The trip state flip-flop is composed of the two NAND gates of U3/A and B. Gate U2/C compares the output of the trip state flip-flop versus the delayed input state in order to turn on the output stage of the controller. The output of the trip state flip-flop is also buffered by U2/A and fed to opto-coupler Z2 in order to relay the trip state to the input circuit. U1/3 generates the fault status of the controller so that a fault signal will occur if either there is an input signal without detection of 10% rated controller output from Min I or if there is current output without application of input signal. The output is fed to U2/B which is lit during a no-fault state. In the event that input power to the controller is removed, the LED of Z3 will extinguish, thus also indicating the fault state.

2.2.1.3 Ref. Ramp

The output of U2/C is inverted and buffered by U2/D which feeds the bases of the PNP and NPN transistors. During an ON command to the controller, the output of U2/D is low, turning on Q17 and turning off Q18. The collector of Q17 reflects a scaled down voltage of the applied power input from the supply reference voltage developed on the amplifier hybrid. This generates an ON reference curve through R18 and C3 up to the value of the input reference voltage. This reference ramp is fed into the POWER ON amplifier on the amplifier hybrid in order to control the time of the rising and falling edge of the power output.

2.2.1.4 Regulated Power Supply

The voltage regulator IC U7 provides a stable internal supply and reference voltage over variations in temperature and power input voltage. Q15 and Zener D5, provide protection to the regulator IC input during 80 volt transients applied to the input. The 12.5 volt output taken from the buffering output of Q19 is used to supply the CMOS logic, the quad voltage comparator, quad op-amp IC's of the current detectors, and logic side of the opto-couplers.

2.2.2 Amplifier Subcircuit

Figure 5 has an outline around the Amplifier portion of the block diagram. Figure 6 is a detailed schematic of the Amplifier hybrid. The Amplifier circuitry is constructed with a quad voltage comparator U6 and a quad operational amplifier U5. These analog components provide the level sensing to detect fault and trip condi-





Fig. 5
Block Diagram-Amplifier Hybrid Outlined

,对4AAAAAAAAAA



tions within the controller and supply the control interface to the power subcircuit.

2.2.2.1 Sense Amplifier


The current output of the controller is sensed by a proportional voltage drop referenced to the power input terminal. The resistor bridge of R14, R15, R53 and R54 provides a scaled down level of the sensed voltage to the input of the sense amplifier so that, at the maximum power input voltage of 30V, the common mode level to the op-amp is within the proper operating range.

R48 and R49 provide an offset to the sense amplifier so that when the sense voltage is zero, the output of the sense amplifier will be lV. This offset insures proper operation of the minimum current detector by increasing the common mode detection level above 0V.

each 100% increase in the power output current to the load, the sense amplifier output will proportionally increase by .9V. Thus, with no power output current, the sense amp output will be just the 1 volt offset. At the 10% level of rated controller output, the amp output will be 1.09V; at the rated controller output current, the amp output will be 1.9V, and at 1000% of rated controller output, the sense amp output will be 1.9V.

The amplified sense voltage is fed into a minimum current detector of U6/C, a trip time integrator composed of U5/B and U6/A, a maximum trip limit detector of U6/B and a gain compensation amplifier composed of U5/C. The reference inputs to these four stages are derived from a voltage divider which is tied to the regulated supply of the controller.

"



2.2.2.2 Minimum Current Detector

The voltage comparator, U6/B, is used as the minimum current detector and switches at the amplified sense voltage equivalent to an output of 11% rated load current. R35 is a pull up resistor tied to the comparator's open collector output so that 0 to 12.5V logic levels will be relayed to the logic hybrid.

2.2.2.3 Trip Timing

The trip time integrator, U5/B, generates a ramp voltage whose slope is in proportion to the difference of the output of the sense amplifier and the 125% rated load reference point taken between R45 and R46. Thus, the delay between application of an overcurrent condition and the time the voltage comparator, U6/A, trips low, will be in proportion to the amount of power output current that exceeds 125% of rated load. The result is a switching time in accordance with the trip timing curve as shown in Figure 7, Region I.

2.2.2.4 Maximum Current Detector

The Maximum Current Detector, U6/D, is a voltage comparator that will trip out the controller in less than lms when the load current exceeds 1000% of the rated output. At the 1000% level, as shown in Figure 7, Region II, the controller must trip out in less than 100ms. Since the voltage comparators of the trip time integrator and maximum current detector have open collector outputs, they may be phantom or'ed together so that either trip limit will be indicated by the low logic level at the common mode.

2.2.2.5 Gain Compensation

In order to minimize the power dissipation of the controller during normal operation, extra output stage drive to the solid state switch is added only during the over-current condition.

The Gain Compensation amplifier, U5/C, provides this drive as a voltage between 2.5V and 10V that is proportional to the output over-current. The voltage comparator, U6/D, inhibits the gain comp. output if the load current is less than 125% rated controller current.

2.2.2.6 Rise/Fall Timing Amplifier

The operational amplifier, U5/A, is part of a feedback loop that controls the rise and fall time of the controller's power output voltage so that proper operation can be maintained over variations in operating voltage, temperature, and nominal load current. The amplifier monitors the scaled-down voltage of the output terminal through R63 and R19, and adjusts the drive to the power switch so that the rise or falling edges of power output voltage will track a sampled section of the reference ramp generated by the control logic.

2.2.3 Power Subcircuit

The Power Subcircuit, shown in the outlined portion of the Block Diagram, Figure 8, contains the function that senses the output current to the load and provides the solid state switching of the load current. Also included on this hybrid are the components needed to suppress high voltage, short duration transients. Figure 9a is the schematic diagram of the Power





Fig. 8

Block Diagram-Power Hybrid Outlined


NAV Sanda New Land



Power Hybrid Schematic-10 Amp

The state of the s

Fig. 9c Power Hybrid Schematic-2 Amp



Power Hybrid Schematic-1/2 Amp

Hybrid—10 amp. version. Figures 9b through 9d are the lower current versions.

2.2.3.1 Solid State Switch

The solid state switch function can be divided into a power switching section and the control to the power switch, as shown in Figure 9. The power switch is composed of four pseudo Darlington pair stages connected in parallel for a 10A configured controller, two parallel stages for a 5A controller, and a single stage for 2A and 1/2A rated units. The output transistor of the Darlington pair was selected for its low leakage current at 100°C in conjunction with its need to deliver high currents in the on state with minimum collector to emitter voltage drop. The gain and peak current capability had to be sufficient so that at the controller header temperatures of 120°C, each Darlington pair could deliver 25 amperes. The output transistor is designed to operate just out of the saturation region in order to minimize the voltage drop from the input to output terminals and to also reduce the effects of the variation of transistor gain.

The output transistor, RCA 67654, is similar to a 2N6327 but is selected for its low leakage and guaranteed gain at low temperature. This passivated transistor also uses a fabrication technology that allows the device to be soldered to the hybrid substrate.

The drive transistor, a 2N3792, is forced to operate fully into saturation. The total voltage drop across the output pair is then the saturation voltage of the drive transistor, plus the base to emitter drop of the output transistor. The base pull down resistor of each output transistor insures minimum leakage current at elevated temperatures.

The control section of the solid state switch is similar in design over all of the controller current ratings. The semi-conductor parts remain the same for all controllers but, in order to reduce the on stage power dissipation, the resistor values selected are depondent on the controller output current rating.

During normal operation up to rated output current, the GAIN COMP input insures that Q3 is turned off and that the control to the solid state switch is applied from the POWER ON lead from the amplifier hybrid. Since Q3 is off, there is no supply current to the collector of Q4, or the base of Q5, therefore eliminating them from acting as gain stages. The base drive to Q6 is therefore only the current supplied from the POWER ON input. The drive to Q6 insures that it is saturated. Since Q5 is inactive, the drive current to the power switching section is determined predominantly by R26. This resistor value is determined by the worst case gain condition of the output when the POWER IN terminal is held at 17.5V. During an overcurrent condition, the GAIN COMP signal increases in proportion to the output current, thus turning on Q3. This now allows Q4 to supply extra drive to Q6 to maintain it in saturation and also allows Q5 and R64 to act as a current source. The result

is then the added drive current required by the output transistors during the high load current surges, but without effecting the power dissipation during normal operation.

2.2.3.2 Current Sense

Detection of the controllers output current is achieved by the placement of thick film resistors in series with the output current path. Each output transistor pair has a sense resistor that is specified to have .2V drop when the stage is passing its rated capability. Since for 10A and 5A controllers the individual output stages are designed to pass 2.5A when delivering rated capacity, the sense resistor value used would be 80 milliohms. The 2A and 1/2A controllers only use one output stage and therefore the sense resistors used with those units would be 100 m Ω and 400 m Ω respectively.

The sense resistors also provide a ballasting effect in the multiple stage 5A and 10A controllers. In the event that any single output stage begins to pass more current than any other parallel stage, the sense drop of that series resistor will increase, thus reducing the emitter to base drop of that particular drive transistor. This will reduce the drive current to the dominant output transistor.

The sense resistor voltage drops are summed together through 50Ω resistors to a common node. The summing resistors also provide isolation between stages so that the ballasting effect can be maintained.

The sense resistors also provide the fail-safe fusing function. Experiments with a separate fuse wire that would have been incorporated as part of the power hybrid, did not provide confidence for repeatable unit-to-unit results. Sense resistors subjected to over-current surges would blow out more uniformly as shown in Figure 10. The results indicated that the resistors would open above the valid fusing curve at the lower overload currents and that they would not blow out in the valid trip-out region. Results using the coil were as a fuse element indicated that violation of the power controller trip area was possible (See Figure 10).

Maria Maria Maria Maria

3.0 PHYSICAL DESIGN

The controller mechanical design required minimization of the volume and weight but with a rugged construction that could withstand 100G's of shock and a rigorous vibration cycle. In order to meet these requirements, plus a -65°C to 150°C storage temperature, the controller circuitry was contained within a steel cover mounted to a cold rolled steel header base plate.


Figure 11a is a sketch of the design.

3.1 Header and Cover


The design for the controller package as dictated by Specification No. NADC-30-TX-7602/01, required five terminals to be mounted on the base plate assembly. Since open semiconductor chips were used in the design, the package was required to be hermetic. Hence, in order to make contact with the internal circuitry, the terminal posts used a glass to metal terminal to isolate them from the metal header.

Initial calculations indicated that using the .200 inch terminal spacing specified by the slash sheet would not allow the controller to pass the required dielectric withstanding voltage test at a pressure equivalent of 100,000 feet altitude. Tests were performed assuming a .350 inch terminal spacing and using a .250 inch diameter glass bead. Under a 500V potential, this design withstood voltage breakdown until the 70,000 foot equivalent pressure was reached. To incorporate the large insulation spacing required, the header layout was altered to that shown in Figures 11a, 11b and 11c, and terminal hooks were incorporated as per NADC request.


Address of the last



Package Design Fig. 11a



1



Bottom View

Fig. 11c

Header Connections

Fİ

The state of the s




Fig. 11d Cross Section

Due to the similar internal construction of all controllers, only one type of cover was manufactured for all controller ratings. This tin plated steel cap was then soldered to the plated header after the hybrids were installed. An evacuation hole in the top of the cover provided the final seal.

3.2 Internal Construction

As shown in Figure 11a and 11d, the three hybrids that contain all the controller circuitry are arranged in two separate layers. The bottom layer is the power subassembly and consists of the header baseplate, the power hybrid and a discrete diode. The top layer is the control subassembly and is composed of the logic and amplifier hybrids, and three opto-couplers.

3.2.1 Power Subassembly

The power subassembly identifies the controller's output current rating by the capacity of the power hybrid soldered to it. In order to minimize the thermal resistance between the power transistors and the header heat sink, beryllia oxide was selected for the power hybrid substrate. The power hybrid is fabricated from .040 inch thick beryllia, with a final thick film copper backplane and copper metallization on the top surface.

Copper metallization was specified because of its good electrical conductivity, reduced metal scavaging during the high temperature soldering of power transistors, and lower thermal resistance than other types of metallization.

Major power transistors used a soldered back technology and the lower current semiconductors were attached with conductive epoxy.

Interconnection to all but the power output transistors was made with appropriate size and number of gold wire bonds. The power transistor emitter and base contacts were made with clips attached to brass posts. As indicated in Figure 12, the posts were supported and aligned by holes placed in the beryllia. After the posts were soldered to the copper metallization, the alignment hole was then backfilled with epoxy to provide an insulating barrier.

Screened, thick-film resistor chips were used on the power substrate. Using chip resistors provided the advantage of having to manufacture only one type of (BeO) substrate, then selecting the chip components dependent on the power hybrids current rating.

A discrete 1N4002 diode was incorporated into the power subassembly by supporting it between the POWER IN and POWER OUT terminal posts. The axial leads of this device then provided the mechanical and electrical connection to the subassembly.

3.2.2 Control Subassembly

The top level of the controller circuitry is constructed of the logic and amplifier hybrids placed back-to-back and supported

Figure 12. Cross-Section of Power Hybrid

by five header terminal pins. Besides providing the mechanical support to hold the subassembly firmly in place, four of the five terminal pins also are used for the electrical connections to the lower level. Two of the terminal pins bring the control input signal directly from the outside, up to the logic hybrid. One other pin ties the ground to the subassembly and the final pin connection monitors the response of the power out terminal.

Five riser wires provide additional interface between the upper and lower levels. The wire contacts are made by solder connection directly to the power hybrid metallization and to the wrap-around clips on the upper level. The wrap-around clips also provide the electrical interconnection between the logic and amplifier hybrids.

Three opto-couplers are cantilevered on one side of the upper assembly. These TO-18 case units make mechanical and electrical connection via the four wire leads which protrude from the bottom of the opto-coupler as indicated in Figure 13. Electrical interconnection from the lead contacts on the amplifier hybrid side to where the input circuit resides on the logic hybrid, is made with copper straps.




Fig. 13

Opto-Coupler Orientation

THE WAY AND THE PARTY OF THE PA


4.0 MANUFACTURING AND TESTING


The sequence for producing an integrated controller involved first, the construction of the three hybrid types, then assembling each subassembly, and then final integration and seal.

Parts were tested throughout the production cycle so that any circuit failure could be detected as early as possible and to also insure that the controller, when sealed, would fully comply with the specification requirements. Figures 14 a, b and c detail the assembly and testing steps required from substrate printing to delivery of completed and tested controllers.

4.1 Control Subassembly

Similar construction sequences were used to assemble the logic and amplifier hybrids. At steps Ll and Al, as shown on Figure 14a, the substrate was constructed with multiple levels of printing of thick film resistor and conductor traces. Trimming resistors to value was also included at this production level. At the second level (L2 and A2), semiconductor chips were epoxied to the substrate and, after a high temperature cure, these parts were wire bonded to the substrate to make their electrical connections. After bonding, the hybrids were checked for proper operation.





Incorporated as part of the procedures, all hybrids were visually inspected to detect abnormalities prior to being powered up. Since both logic and amplifier substrates require active trimming to bring operational tolerances within limits, rudimentary tests (L3 and A3) were performed to exercise those components affected by dynamic trimming. The test point measured during the trim procedure was recorded at the trim facility and remeasured after trimming at the evaluation test position. This would detect differences in instrumentation between the two work positions.

After trimming, the amplifier hybrid was checked for proper operation at 17.5V and 30V. Supply current was measured to determine maximum power dissipation. The output of the trip time integrator, the minimum current detector and the gain compensation amplifier were checked by simulating the voltage developed across the current sensing resistor. The rise/fall time amplifier was checked by connecting the inputs to a DC potential and measuring for a fixed output voltage.

The logic hybrids were evaluated for the stability of the on-board voltage regulator, correct operation of the combinational logic elements, power dissipation, proper Zener diode voltage and switching capability of the input circuit transistors. Signal timing is not incorporated as part of the hybrid evaluation test.

Hybrids that did not comply with the established standards were evaluated to determine the nature of the failure and, if

possible, the fault was corrected and the hybrid was retested. Faults that were typically detected at this stage would be defective IC's, out of value resistors and damaged wire bonds. After completing the hybrid tests and passing QC inspection, the control subassembly was constructed. Three opto-couplers that had previously been tested at 125°C for transfer characteristics and switching speed are attached to the two back-to-back substrates.

4.2 Power Subassembly

The power hybrid construction started with the printing of the copper backplane, copper conductor traces and an insulating ink onto the BeO substrate.

The substrate was populated in multiple steps, using different temperature solders. First, the posts used to hold the power transistor clips were attached to the substrate, using Au Ge solder at 400°C in a hydrogen atmosphere. Then the power output transistor and its base and emitter clips were attached, using solder preforms at 330°C in a reducing H₂N₂ atmosphere.

At this stage, the power transistors were tested for leakage current. If a stage was found defective on a substrate mounted with multiple output stages, the hybrid would be downgraded in current rating. Therefore, two stages of 10A power hybrid could be disabled by removing the transistor clips, thus forming a 5A unit. Similarly, the defective stage of a designated 5A unit could be disabled and the substrate could be used for a 2A or 1/2A controller.

At this point, the lower power transistors and diodes were epoxied to the substrate and cured. All semiconductors were then wire bonded with gold wire. The transistor terminals that would be required to pass high current were connected with multiple bond wires.

The final population step was to solder the pretrimmed chip resistors to the substrate. The resistor values selected would be determined by the rating of the power hybrid. Prior to assembly of hybrid to header, the epoxy insulation was tested, placing the hybrid on a wet blotter situated on the metal plate and applying the 1000V RMS test voltage between the plate and each pin. Having passed this test, the hybrid and header were soldered together.

The power hybrid was tested after being mounted to the header baseplate. Prior to power up, the unit was given a visual examination and the subassembly serial number was assigned.

The assembly was checked with 1000V AC for dielectric isolation. Off-state leakage current was checked by derating the specification values given at 100°C to projected currents at 25°C. The output stage was tested at the current rating of the controller that it would be assembled into. The voltage drop across the output stage was also measured at the rated current. The gain compensation control circuitry was also exercised to insure that it would deliver adequate drive current.

4.3 Controller Integration

At the pre-cap stage, the control subassembly (logic and amplifier hybrids plus the three opto-couplers) was press-fitted on top of the power subassembly and temporary riser wires were attached between the two levels. Since this was the first time that all components interact completely within the particular controller module, tests were performed to insure proper operation within specification limits. Isolation, insulation resistance, and dielectric withstanding high voltage tests were not performed at this stage since the controller circuitry was still exposed to a possibly humid ambient environment. Transient tests were also not exercised during pre-cap evaluation since the controller response to transients was mostly dependent on design and not component interaction variations. The only other test not performed at the pre-cap stage was the trip time characteristics at output currents above 150%.

In the event that the controller had failed any test at the pre-cap stage, the unit could be debugged while still assembled. The control assembly could easily be removed for repair at this stage since all electrical and mechanical connections were only of a temporary nature. If necessary, the logic and amp. hybrids could be separated, but most repairs could be made with the two hybrids back-to-back. After repair, the controller was, again, subjected to the pre-cap test phase.

After the controller passed the pre-cap test phase, the control subassembly was permanently soldered onto the support pins, and riser wires from the power subassembly to the upper level were permanently attached. It had been observed that some of the controllers had trip BIT voltages that were marginal or slightly below the specification limits when examined at the pre-cap test level. It was determined that an active trim to R2 on the exposed logic hybrid could easily be performed to pull the trip response level to the center of acceptable limits. This conditional step is shown at Block C6 on Figure 14b.

Prior to inspection at C7, the opto-couplers were epoxied to the logic hybrid for additional support. After inspection, but prior to having the cover attached, the integrated assembly was subjected to a quick series of tests to confirm that no damage occurred during the final solder, trim or epoxy operations. The header cover was then fitted and soldered in place, the unit was purged, baked, and backfilled with dry nitrogen prior to sealing the tip-off port. The controller was then tested for seal integrity as outlined by the specification and as part of the Acceptance Test Procedure. The serial number assigned to the controller at this point was the manufacturing line number that was used on its power subassembly.

The sealed controllers were then mounted on a plate, to cover their heat sink surface. The units were then sprayed with black epoxy paint.

The first thirty-one controllers constructed were then subjected to vibration of 2.5 G's at 55 Hz at temperature extremes of -30°C and +85°C. The period of vibration lasted ten minutes at each extreme after temperature stabilization. Although this processing step was not a contractual requirement, it was determined that this stress cycle would insure confidence in the mechanical integrity of the construction.

Since problems did not become evident due to the shake and bake cycle, this processing step was eliminated for the remaining controllers. The controllers then proceeded to final testing.

4.4 Controller Testing

After the final assembly step, the controllers were evaluated for compliance with Specification NO. NADC-30-TS-7602 dated 27 April 1976. This was performed in accordance with contract requirements and applicable specification items for DC controllers. All 100 controllers were checked against the appropriate items listed in Group I, Table III of the specification. Three controllers of each rating were additionally checked against the appropriate requirements of Group II and Group III of Table III. These controllers were not required to be tested for temperature shock, acceleration, salt fog, or humidity as per the contract. In addition, it was agreed upon that NADC would perform vibration, temperature altitude, radio interference, shock and life tests.

4.4.1 Group I Test Procedure

The test procedure given in Appendix C was adopted to check each controller!s compliance, with the specifications. Each test

paragraph lists the title of the step being performed, the Requirements and Quality Assurance Provisions references to specification Paragraphs 3 and 4, and any applicable definitions given in Section 6.5. The test paragraph also includes an explanation of the procedure to be performed at that test step and the acceptable limits allowed.

The initial tests performed on a controllers checked the high voltage isolation between the terminal and case and between the control input circuitry and the components tied to the power terminals. The controller was then connected to a heat sink test fixture.

The Power Input terminal was connected to a 30V, 80A power supply and the Power Output terminal was connected to the appropriate load via soldered wire connections. The Power Ground, Control Input, and Control Ground connections were made with clip-on leads and fed to the test control box. In addition, clip leads were attached to the Power Input and Power Output terminals so that voltage measurements could be made directly on the controller without the effects of the resistance of the power lead wires.

The control and measurement leads were fed to a test control box that contained a rotary switch for convenient measurement between the various test points, and a set of voltage comparators used for the accurate measurement of the power output rise, fall and delay times. The outputs of the voltage comparators were fed into gating logic whose outputs represented controller waveform times and were selected via a rotary switch to feed an interval

timer. The schematic of the test box referred to in the test procedure is shown in Figure 15.

4.4.2 Group I Test Results


The test procedure given in Appendix C includes both quantitative and qualitative criteria used to examine each controller. The procedure also includes the set-up steps to be taken before making measurements and remeasurements taken to confirm proper operation after severe tests were performed. The quantitative measurements of the controller characteristics are shown in Table 1. Each column of data represents a numbered step in the test procedure. Test steps in which data is not given in the table are explained below.

Steps 1 and 2 confirm the mechanical characteristics of the controller at the time of testing.

Step 3 assures that the hermetisity requirement of the specification was met. All controllers were tested for, and passed a fine leak requirement of a leakage rate of less than $10^{-6} \frac{\text{ATM-CC}}{\text{SEC.}}$. All controllers also passed the gross leak test in which no escaping bubbles were observed when the controller was soaked in hot freon.

All controllers passed the di-electric withstanding voltage of 1000V AC RMS of Step 4 without breakover.

All controllers had leakage currents less than lu amp when 100V was applied between the points outlined in Steps 5 and 6. This is equivalent to isolation and insulation resistances greater than $100 \text{M}\Omega$ for these tests.



.

	3	للعد	Z 1.	. 0	rou	ų I	Tes	t á	osc.	lts.			
91 4	•		6.5		1	•				•	•	9	•
21>	10.6	11.0	10.9	10.83	10.95	11.06	10.98	10.83	10.9	10.9	10.98	10.78	11.48
a ,	4.19	7			4.10	4.19			•	4.13	4.02	4.29	
21 2	7	~	•	. ~	۳.	~:		•	'n	.35	.35	. 19	.25
*1 2	103	-	49	95	2	2	=	3	11	2	3	=	\$
지 :	166	164	7	152	159	169	168	160	165	117	164	116	164
٠ ا۳	3.67	6.3	3.1	3.3	3.03	3.85	7.6	3.6	2.4	3.6	2.88	1.95	2.12
제 좋	Ţ.	× ×	. 🕏	×		~	7	7		\$	₹	7	7
না 🖫	€.	. 22	7	.23	.23	.23	.23	.23	.2		.26		. 26
위 >	11.31	11.34	11.44	11.30	11.78	11.41	11.55	11.28	11.92	11.0	11.04	11.2	
al >	•	.93	6 .	3.	.95	š	.93	.	\$. 935	90	. 955
=1 =	· %	2	70	~	*	97	23	20	22	15	91	13	Ξ
۲I >	6.19	7.15	6.85	6.89	6.96	7.03	6.99	6.85	6.94	6.91	6.95	6.74	7.70
21 1	1.14	1.2	1.12	1.27	1.24	1.23	1.17	1.14	1.23	1.19	1.22		1.10
의 1	8.	•	*	.95	5.	.93	.87		.92	:	.93		
#1 2	1.56	1.44	1.46	1.40	1.39	1.34	1.55	1.48	1.43	1.4	1.47	1.64	1.35
의 1	,33	. 32	.32	31	Æ.	.29	.34	.33		.33	.33		
의 2	.15	7.	.13		.15	7.	.13	.14	7.	.15	.145	.02	
피 2	\$.51	7	=	.52	.5		.52	.51	=	E.		.53
의 1	.43	. 45	.42	7	.45	₹.	₹.	. 15	.45	₹.	•	*	
PEST NO.	.01	70	70	91	01	.07	01.	97	91	70	2	91	01
ER.	~	,	•	•	2	2	22	75	*	. 32		2	160

				TA	äLE	ı.	je	ودى	I	Cust	Re.	sul	٠.			
위 특	•	•	•	•	'n	•	s	'n	S	• .	•	•	ب	s	•	•
81>		10.8	10.77	10.67	11.7	14.70	11.55	11.35	11.60	10.93		10.15	11.51		11.07	11.25
리 >	4.21	4.17	4.12	4.15	4.11	4.21	1.04			4.19	1.11	4.58	4.57	4.04	3.90	3.6
71 2	.25	.28	.25	.27	.33	.25	7	.23	T.	.39	.25	7.	₹.	. 26	7.	12.
# 1	61.1	0	93	5	11		=	2	8	3	5	98	95	=	32	=
지 2	153	166	160	162	153	150	170	167	170	146	167	178	178	142	154	142
지 .	2.78	3.8	4.29	2.44	3.05	6.80	4.05	3.41	4.02	3.90	3.21	4.97	5.50	2.09	2.70	2.55
মা ব	3	₽	;	J	Ţ	≎	•	\$	\$	C	Ş	Ċ	. 22	7	7	7
al 🌲	.23	.22	.22 <	. 22	.24	.24		.2	.24	.24	.24	.261	.27	75	7	
위 >	7.6	6.1	6.1	6.16	6.26	6.33	6.14	6.14	6.28	6.17	6.19	6.4	6.31	6.18	6.27	6.40
위 >	.93	16.	5 .	.95	*	. 947	6.	\$.	. 95	.946	.95	.960	.930	6 .	996.	.985
의 3	11	6.80 16	9 1 2		Ξ.	7.32 15	7.81 12	7.54 14	7.36 15	6.98 16	6.91 15	13	7.75 13	6.87 14	7.30 14	=======================================
의 >	6.62	•	91.9	6,98 1	7.89	7.32	7.8	7.5	7.36		6.9	7.06 12		6.87	7.30	7.43 14
의 1	1.21	1.25	1.30	1.24	1.1	1.31	-1.23	1.40	1.07	1.31	1.53	1.40	1.09	1.21	1.12	1.10
21 1	.93	. 95	9	.92	.73	1.01	. 92	1.01	.92	1.01	1.13	1.22	Ï.	.91	*	Ĭ
의 표	1.49	1: 48	1,39	1.53	1.7	1.43	1.39	1.42	1.66	1.37	1.34	1.507	1.4	1.37	1.50	.137
21 Z	£.	.33	° 8.	.33	.310		96.	.31	.31	. 39	.31	.320	.31	.30	.317	.23
의 2	.13	.15	7	7.	211.	.136	7	7	7	.137	. 15	.150	.138	.138	.146	.138
al 2	\$			\$.47	.55	. 53	.53	99.	.52	. 55	. 590	3	.53	.56	.56
al 2	.39	*	.45	÷.	419	=	.46		3.	*	=	915	4.	.4.	Ş	Ş
TEST NO.								ĸ								
	•		•	50	•				•	•	40			~- S	w	• •
	=	15	28	2	=	2	2	\$	2	Z	2	12	Ž	13	15	Ž

			TABLE 1.				•	Group I Test Result:						1.								
2	1 4	vs	•	5.3	•	49	•	5.5	•	1	ų,	100	v	•	•	•	•	•	S	•	•	3
_			53	S	25	2	S	~	. 3 .	8	7	73		2	2	•	2	×	9	£	~	9
							11.05										•					
긺	>	3.	4.33	4.20	4.24	4.16	1.24	4.27	4.10	4.10	. 2	4.11	+ .	4.13	4.26	4.07	4.55	3.87	4.56	4.61	4.10	4.45
띪	1	ä	1.4	S .	m,	.25	.28	7	.25	 T	.29	₹.	.27	x.	*	22.	.28	7	ĸ.	3.	3.	.63
	1	-					3											=	6	Z	\$	=
21	3	215	175	\$91	170	164	167	173	167	190	99 i	=	165	181	187	162	=	179	961	197	179	182
지	•	5.49	2.65	3.60	4.03	2.03	4.03	7.26	3.55	5.23	3.66	3.	2.57	4.67	2.19	2.68	4.13	2.81	7.8	3.28	5.17	4.87
							į.														7	
না	>	7.	%	.23	.21	₹.	7	×	\$2.	.25	.25	77	25	.23	27	.25	.25	.26	.26	.25	.23	55
21	>,	986	2.66	7.04	2.65	3.46	2.43	2.66	2.46	2.45	2.71	2.67	2.73	3.68	2.70	2.68	2.70	2.8	2.69	2.67	3.65	3.
21	>	. 255	916.	.93	.93	.	616.	.925	.925	.922	986.	. 929	**6	.952	.943	.933	Ĭ.	.923	.927	186.	.933	1.01
=1	917	3	11	2	2	2	2	=	n	11	2	~	2	13	2	. 27	2	~		=======================================		2
Ħ	>	7.62	6.60	6.17	2	3.	7.06	7.34	7.05	7.23	7.37	6.79	7.59	6.82	16.9	7.76	7.50	7.52	7.70	7.74	6.97	6.88
							1.21		•											1.28	1.14	1.22
51	1	=	2	į	1.20	3.	5 .	2.	.78	.72	1.01	ž	3	ĭ	.97	8	5	8	.87	5 .	į	8.
긔		1.58	1.43	1.52	1.37	1.38	1.45	1.4	1.37	1.49	1.43	1.4	1.30	1.51	1.42	1.38	1.38	1.35	1.35			
71		a					3.													_	. 29	7.
의	į	121	.153	ST.	4 .	7.	34.	141.	.13	.139	.130	.153	.137	.140	.155	.140	.141	*	.132	7.	.131	.130
=1	1	=	3	3.	.53	s.	s.	2	s.	35	3	3	ź	3.	.53	7	3.	z	ž	Ÿ	.52	7
의	2	.43	œ.	īs.	\$.45	s.	8	4.	8		3.	\$	\$	\$	ŧ	6		.47	.47	\$.33
7EST 10.	PATING	, ~	~	7	~	. ~	~	~	~	~	~	~ ,	*	~		~	~	~	~	~	~	~
- •	ien.	3	3	3	3	2	, T	201	7 <u>0</u> 1	201	197	106	807	112	113	114	3115	91	. 122	123	\$21	126

	TABLE 1. Group I Test Results.																			
\$1 \$	•	•	•	٠	•	5.5		٠	•	•	2	•	٠	•	•	•	va	•	^	•
۲۱۶	10.60	11.13	10.9	11.04	10.75	10.5	10.67	10.77	19.60	10.64	10.7	10.88	10.97	10.84	10.95	10.39	10.62	10.80	10.54	10.6
리 >																	4.20	4.10	4.45	4.16
21 2	~	۳.	ä	82.	×.	*	'n	97.	2	٠.	ĸ.	7.	₹.	.24	8.	.21	8	۳.	.32	.25
21 1	=	81	₹.	2	2	2	2	2	2	2	90	2	8	87	Š	2	11	\$6	2	=
21 2	2	5	191	152	152	108	162	170	153	152	3	154	185	176	181	168	3	181	158	797
줘.	6.03	6.33	1.53	1.30	3.51	3.51	3.8	¥.	2.61	1.75	2.4	2.49	S.	2.91	3.97	3.0	4.15	3.69	2.41	4.37
মা ব	\$	₹	⋾	7	ップ	\$	-	~	7	J	7	· 7	7	⊽	J	₹	7	7	-	,
ন ্																		.242	2.	
웨,						•												2.67	2.58	3.19
ai >	26.	.92	8.	ă.	.92	26.	26 .	26.	26.	.92	6.	.	26.	.97	32.	.921	2	.933	z.	8
al 8	2	2	22	2	22	şţ	22	=	=	2	2	51	21	15	91	2	91	2	S1	2
·=1 >	7.30	7.1	9.9	7.0	6.76	16.71	6.70	6.76	6.58	6.6	6.73	6.17	6.93	6.95	6.95	6.78	6.62	6.8	6.54	6.58
% 1 2	1.13	1.16	1.22	1.28	1.19	1.12	1.32	1.24	1.16	1.10	1.23	1.12	1.19	1.19	98.	8	1.28	.1.23	1:23	1.20
21 1	2	=	.92	\$6.	.92	2	1.01	3 .	.92	3	. 63	=	S	.93	92.	3	8	6.	18.	.93
기 2																		1.434		
ं ा इ	8	. 7.	3	.33	3	8.	.	.29	.28	.29	2	.27	3	27	82	3	.28	.311	.33	z.
의 3	st.	31.	.15	:	=	27.	Ξ.	=	=	Ŧ.	Ξ.	.13	Ŧ.	ST .	¥1.	150	7.	.146	4.	.15
# 1	ą.	.57	ž	:53	ż	25	ż	.53	35	.52	.52	. 35	ş	25.	.52	.57	3	3	.56	. 23
1 1	3.	••	4.	₹.	•	*	4.	3.	#	ŧ	¥ .	ŧ	\$	4.	\$	યું	=	8	\$.50
TEST NO.	~	~	~	~	~	~	~	~	~	74	~	~	~		~	. ~	~	~	~	~
3ER. 0	. •	2	2	я	*	2	\$	7	\$	\$	\$	‡	‡	15	53.	*	*	23	3	8

NADC-76215-30

> 5 5 5 1; \$ 5 25 19 19 19 19 19 19 19 19 19 # × × × × × *********** 21 4 4 8 4 8 8 二 1 2 元 元 元 元 元 al 2 a a a a a 리 B 호 호 호 호 호 31 4 4 5 4 5

								•	A LI	1.	G	rout	I	Tes	t Re	sul	ts.		
\$1 3		•	•	s	5.6	•	•	•	•	1	•	•	•	•	5.5	•	•	•	v
داء		10.9	10.73	11.00	11.63	11.52	10.79	11.07	11.01	10.93	10.93	10.86	10.1	10.7	1.1	7.01	11.25	10.95	11.39
리 >	4.22	4.12	4.9	4.02	3	4.50	7.1.	8 .	4.12	÷	+:	4.21	4.14	4.16	4.14	4.0	5.99	4.11	4.45
71 1	ä	3 .	.27	8 7.	×	7.	121	ä.	. 72.	7.	.23	8	7.	ei.	.23	23.	77.	57	.27
치 1	6	ĸ	8.	2	112	2	2	2	2	2	3	8	2	2	2	2	79.6	I	3
21	2	77	174	169	215	162	22	13	9	13	2.	179	174	172	191	175	25	176	192
্না .	3:	3.9	2.71	2.53	5.49	9. 70	3.95	2. X	3.67	3.92	5.09	3.77	3.0	D. 74	5.03	3	2.3	4.37	4.1
21 4	7	3	7	7	7	5	-	⋾	\$	J	\$	\$	=	₽	ァ	7	7	ī	こ
ଲା 🆫																	_		
위 >	6.	.97	8.	26.	.9975	8	1.02	1.01	1.009	\$66.	.887	.97	3 .	8	8.	1.015	1.057	786.	36
의 >																			
21 3	11	15	15	=	#	61	=	\$1	91	11	51	15	11	S .	=	15	3	15	=
의 >	3.	6.87	6.72	2.0	7.62	7.70	6.61	96.9	7.9	3.	7.05	6.89	6.13	6.74	7.19	6.72	7.12	16.9	7.53
의 1	1.20	1.17	1.21	1.15	1.10	1.21	1.14	1.10	1.22	1.27	1.16	3.6	1.33	1.23	17.31	. 1.27	1.21	1.27	1.10
গা ব	2	¥	2	ş	į	5	=	=	ş	į	ş	67.	1.01	.96	6	8	8.	8.	3 .
기 2																			
=1 2	87	ş	ä	3.	¥.	ä	ä	2.	.26	.23	.29	.25	3.	.28	.29	58	. 307	.24	. 8
의 호	.12	.13	.15	7	121	.130	.136	.128	.120	п.	.128	:	.13	.13	.13	=	.123	1113	.126
# 2	7	.51	25.	3.	ŧ	3.	.51	.50	\$	2	.52	*	3.	.53	15.	.51	.495	7	25.
#I #	7	ā.	\$.45	.43	.	.45	÷	ŧ	.	4.	7	÷	÷	.	.	**	. 45	\$
TEST NO.	uri	*	*	*		.#°		*	*		*			4	æ		₽ .	*	*
HER. 6	- 2	2	11	5	3	<u>,</u> z	. 2	. 22	z	22	2	2	2	2	3	2	2	2	3

TABLE 1. Group I Test Results.

\$1 :		•		•	va	•
×1,	10.95	10.65	10.91	10.7	11.4	10.
줘,	. 7	4.20	4.19	4.17	;	4. 3
A	: 2	.22	55.	.25	7	.26
*1 1	8	102	101	. %	901	\$
21	=	502	505	161	202	183
지 .				2.79	3.68	2.73
지 (\$	j	5	7	ジ	~ .
和 ,	8	₹.	,26	97	%	7
위 >	1.03				866	3.0
의 >		3.	3	. 4	ş	2
=1 3	27.	=	27	2	2	2
디 ,	8	6.78	7.02	6.78	7.54	6.83
의 4	1.16	1.0	1.23	17.1	1.29	1.10
의 1	Ž,	ż	ä	ġ	1.0	8
=1 2	1.53	1.50	1.47	1.37	1.42	3.
31 2	¥.	7	.27	35	.26	ä
기 2	.133	.124	.126	77	.12	¥.
#1 2	‡	.52	3	9	3	.53
리 2	7	*	ŧ	.43	4.	¥.
MTING		æ	.ae	#	æ	at.
SER.	17.1	139	143	5+1	Ž	3

Steps 7, 8, and 9 are set-up and run-in procedures used to assure proper operation before quantitative data was taken.

Steps 10 to 22 results are listed in Table 1.

Step 23 is a set-up and calibration step used in preparation for the trip time tests.

Steps 24 to 27 results are listed in Table 1.

Steps 28 and 29 are consequences of successful completion of all trip time tests.

All controllers would not reset when a 4.5m sec. turn off pulse was applied in Step 30.

Step 31 results are listed in Table 1.

For Step 32, all controllers had an observed AC voltage drop of less than .01 volts with most units reading about .001 volts AC. This can be related to the ripple current developed by the controller into a resistive load. This test was performed only at rated output current since the controller design did not include AC developing circuitry.

Prototype tests indicated that controllers would not produce a ripple current at any intermediate load current.

Al. controllers tested passed the common mode rejection test of Step 33.

For Step 34, all controllers were forced to a Fault/Bit impedance and the input current was adjusted to the point where the voltage between the input terminals was 15V. Since the required input current to obtain this voltage was approximately 14 ma., maximum power was applied to the input circuitry without exceeding the maximum voltage or current specifications. Proper operation of the control input circuitry after testing is measured in Steps 35 to 40.

Step 35 results shown in Table 1.

Steps 36, 37, and 38 remeasure controller characteristics to assure proper operation after trip time and maximum control signal tests.

Step 39 remeasures the Bit/Fault level taken in Step 35 under a different Fault condition. All controllers had the same Bit levels for both Steps 35 and 39.

Step 40 results shown in Table. (This test step was not included in the original test procedure; because of this, some of table entries are missing.)

4.4.3 Group II and Group III Test Results

Three controllers of each rating was tested for the applicable items of Table III, Group II and Group III of the specification, after passing Group I tests. Included in this group were the Operating Voltage Transient and Transient Spike Overvoltage tests

applied to the power terminals of the controller plus the control input transients applied to the control terminals.

All twelve units were also tested at temperature extremes of -54°C and 120°C, as measured on heat sink to which the controller was attached. The test procedure that was used for Group I testing was also used to test operation at temperature extremes, but with the test sequence starting at Step 7. (See Appendix C for test procedure.) Test results of measurements made at -54°C and 120°C are given in Table 2.

After being tested at temperature extremes, the controllers were then each tested at room temperature for proper operation after operating voltage transients and transient overvoltage spikes were applied to the power terminals and control input transients were applied to the control terminals. Proper operation was assured by testing each unit for compliance with the applicable items of Table IV, Group A of the Specification.


It was observed that the controller output would turn on for 2 to 3 milliseconds when the control transient pulse train was applied. This was determined to be caused by the integration of the pulse train by the opto-coupler 23 and delay time integrator Rll and Cl. Since the delay before turn is allowed to be as short as 100m sec. and the delay before turn off as long as 2.0m sec., it was determined that this duration turn on short was not a violation of the specification.

	TA	BiE 2.	Tes	it has	ults	- Ope	ratio	n at	Tempe	Pratu	e Ext	remes.
31 3	~ X	5.5	• 9	≠ _∞	×.0	9	9	9	_ .	2	. 2	. 12
	~ . ~ .			_								
۲) ×	10.62 10.9	10.6	20.0	11.3	11.2	10.0	10.7	10.3	10.6 10.9	10.72	10.5 11.1	10.5
. II	4:32	4.25	4.42	4.13	1.15	4.51	4.27	4.26	4.26	2 7	### ###	4.26
21 2	. 4.	.575	7.4	Ļ,	77	ż.v.	¥.4	3. 1 .	á.ri	3.0	äe	٠
21 로	72.6	. 1 5	33	23	23	24	22	23	32	25	82	. 22
위 :	171.5	172	171	191	172	162	162	<u> </u>	179	198	193 145	142
٦I .	1.52	5.59 1.45	2.1 2.2	2.19	10.01	19.22 1.32	3.54 1.21	21 1.88	7.1	11.27	16.7	3.14
মা ৰ	. 5	7 7	<15 SS	2%	7=	78	12 12	28	72	1 2€	7×	ı e
和 .	20.	22.	25. 1599	.218	263	22	**	22	87	48	ង់ដ	% .4.
위 >	12.01 10.18	12.47	12.36 9.14	6.5 5.51	6.54 5.48	7.07 5.71	3.00	2.95	2.87	1.07	1.07	1.07
al >	1.057	2.4	1.05	1.066	1.06 . 82	1.09	1.07	1.05	1.06	1.00	8.5	3
21 3	2.8	22	~ X	~ 8	27	22	82	22	22	23	22	• 22
디 >	7.00	6.63	7.00	7.60 8.02	7.51	7.6 7.16	6.74	6.40	6.67	6.76	6.61	6.55 7.01
의 1	1.59	2.3	26.1	8. T.	1.03	1.70	===	1.02	1.56	2.0	1.09	.97
21 1	.65	1.24	1.42	s.	.75	.61	1.45	.75	1.14	1.45	.76 1.45	3.23
#1 2	1.10	2.1	1.05	1.80	1.79	1.24	1.00	1.98	1.12	1.08	1.05	1.02
21 2	5.26	¥.8	¥ 23	22.	25.	22.	22.	2; 5	5.25	12:	43	15. 15.
21 2	12.	59	##	81.	.195 .11	ei. 21.	31:	===	87.	¥.61.	4 <u>5</u>	.15 .105
리 2	5.55	2 13	3×	53	۲.¥	.46	34	33	z. &.	3.2	2 X	3'8
21 2	3.7	2 2	2.5	3.5	23.	 14:	.57	3.8	3.2	2 S	23	3. =
. <u>S</u>	(-55) (-120)	(-55) (•120)	(-\$\$) (+120)	(-55) (+120)	(-55) (+120)	-55) 120)	(-55) (+120)	.55) 120)	(-55) (+128)	-55) -120)	(-55) (+128)	(-55) (•120)
7257 NO.	2	2	2	نت م	نٽ س	نٽ س	<u>ٺٽ</u> «	ٽٽ «	ٽٽ «	نٽ ••	ب	٠ <u>٠</u>
. r	-			2	2	2	9	3	3	. 2	2	3

4.4.4 Bit Fault Tests

One controller was specially constructed so that the Bit/Fault condition simulating a shorted power output transistor could be tested in accordance with Table III Group III of the specification. This controller (#83, 1/2A) had an additional wire attached to the emitter of the power output transistor. The wire was then fed through a hole in the plexiglas cover that was used in place of the metal header cover. The controller was then tested for electrical compliance with the specification with the exclusion of the high voltage isolation tests. This unit was then tested in a normal condition with a 10m sec wide 10ma pulse turning the output on as shown in Figure 16a. The wire attached to the emitter of the output transistor was then shorted to the power output terminal to simulate a shorted output transistor with the results as shown in Figure 16b. Note that the initial Bit response indicates a Fault condition (11V control input voltage) since the controller was passing output current directly before the input signal was applied. The Bit response then reverts back to the normal level. (7.2V control input voltage) since there is, at that time, a control signal to turn on and the controller is passing rated load current. Figure 16c shows the controller's fault response to a 50p sec. interrogation on an expanded time scale. Figure 16d indicates the Normal Bit input response with an interrogation pulse when the simulated fault was removed.

NADC-76215-30 BIT RESPONSE TEST SERIAL #83 1/2A




OUTPUT VOLTAGE TO LOAD 10V/DIV

CONTROL INPUT VOLTAGE RESPONSE To 10 ma INPUT 5V/DIV

Horz. = \emptyset .5 ms/DIV

Figure 16a. Normal operation when 1 ms
Turn on Pulse Every 5 ms.



OUTPUT VOLTAGE 10V/DIV

CONTROL INPUT 5V/DIV

Figure 16b. Simulated "Stuck-on" Fault Horz. = Ø.5 ms/DIV l ms Turn on Pulse Short Acrosss the Power Output Transistor to Simulate Fault




Figure 16c. Simulated "Stuck On" Fault Horz. = 10µ Sec/DIV bIT Response Sampled With 50 µ sec. Interrogation Pulse




Figure 16d. Normal Operation With 50µs
Interrogation Pulse

Horz. = 10µ Sec/DIV

4.4.5 Problems Encountered During Testing

Some of the controllers being manufactured failed during testing or were determined to have an electrical parameter outside the specification limits. If the malfunction occurred during the final test, the unit's cover was removed and, if necessary, the hybrid substrates were taken off so that the cause of the fault could be determined.

When the first manufactured group of controllers was tested for Bit response time at 120°C, it was observed that some of the units would not have a stabilized Bit level within the allowed 50µ sec. Because some of the phototransistors were observed to have lag times of greater than 50 microseconds at 120°C, all the optocouplers on hand were tested for rapid response time characteristics at elevated temperature. Out of 369 parts tested, 237 had lag times of less than 40 microseconds. Since each of the 100 controllers require three optocouplers, an additional lot of optocouplers were purchased and tested.

Testing of the 10 and 5 Amp power assemblies indicated a greater voltage drop than anticipated across the output stage at rated load. This additional drop would cause an incorrect measurement of the controller output current by the sense circuitry. It

NADC-76215-30

was determined that the additional drop occurred along the printed copper metal conductor trace. A copper ribbon in parallel to the conductor was added to reduce the drop to an acceptable level.

Three of the 2A controllers failed to turn on after the 600V short-term transient was applied across the power input and ground terminals. A visual examination of the assembled controllers did not reveal damage to the power or amplifier substrates, but close examination of the logic hybrid uncovered blown ground metallization on at least one of the three CMOS IC chips on each controller. This type of failure will usually manifest itself if the maximum specified CMOS operating voltage is exceeded. Since the controller design contained circuitry to prevent overvoltage on the internal supply rail, those components that should clamp or suppress transient spikes were suspected as being defective.

Two Zener diodes located on the power hybrid were incorporated so as to clamp the input spikes to a maximum 80 volt level which can safely be further reduced internally. Further testing revealed that due to the slow response of some of these diodes, spikes of up to 120 volts were being passed to the system. This fact in conjunction with the breakover of a protection diode located in the internal voltage regulator would pass a higher than allowable voltage onto the 12.5 volt supply rail. This then

resulted in the destruction of the CMOS devices. To correct the possible deficiency of the Zener diode response time, a 0.1 microfarad capacitor was added between power input and ground to absorb the initial surge until the Zener takes effect.

A few 5 amp. controllers failed preliminary testing by producing oscillations on the power output line during the turn on and turn off transitions. An examination of the test bench set-up revealed a poor power ground system. After correcting this deficiency, all but one of the units operated correctly during the rise and fall time period. The sixth unit was diagnosed to have a defective component in the closed loop circuitry that produces the transition period slopes.

During the production and testing, seven controllers encountered catastrophic failures during trip time tests. When these units were tested with a short between the output lead and ground in accordance with the specification, the controllers would not trip out in less than I millisecond as required, but would stay on for a longer duration until the sense resistor, acting as a fail-safe fuse would blow out. When the power decks of these units were examined, it was found that in addition to having an open sense resistor, the main power transistor had cratered under the emitter contact lead. The cause of this type of failure could be due to the control circuitry keeping the power stage on for too long during the overcurrent condition, thus, causing secondary breakdown, or because of premature secondary breakdown due to a weak

NADC-76215-30

pass transistor in the power stage latching the output on even though the control to turn on had been removed.

Some of the failures were caused by the control circuitry keeping the pass stage on for too long until the designed energy limit of the transistor was exceeded. This was attributed to problems in the test equipment resetting the control circuitry.

Examination of the pulse generator signal that develops the input to turn the controller on indicated that some switch bounce from the pushbutton actuator was being passed through the system. This had the effect of resetting the trip out period and then turning the controller back on before the controller could normally trip out. This allowed the controller to be turned on for a longer accumulated period than intended between trip out times. The transistor would then short from emitter to collector due to secondary breakdown and would remain on until the sense resistor would blow open.

Although it was observed that at least one unit had failed due to the double pulse cause, it is certain that an additional unit failed due to other reasons. To prevent double pulses in the future, an additional circuit was built into the test set-up that would turn the controller on for a 20-second period.

It was determined that the remaining damaged power decks did not fail because of faulty external operation, but due to voids

NADC-76215-30

under the transistor formed during assembly. These voids would cause hot spots on the transistor surface that would account for the premature breakdown. X-ray photographs were taken of the damaged power decks to examine the transistor contact area. In a few cases, the drive transistor and not the pass transistor had the high void concentration. Since it was observed that the pass stage sustained the damage, it is presumed that the driver prematurely broke down, thus, turning on the pass unit for too long until it, too, broke down and, then, shorted until the sense resistor opened.

5.0 RECOMMENDATIONS

The difficulties involved in producing 100 controllers point out the areas that could be improved on to ease manufacturing for large quantity production. Testing the controllers to meet the specification also indicated parameters that would be advantageous to change to produce lower cost power controllers. It is therefore recommended that the following modifications be incorporated into a controller specification for building production quantities.

Increase the control input current from the nominal 10ma value to at least 15ma. This will ease the selection among the few opto-couplers that operate at 120°C. Another benefit of a higher input control current is that the internal biasing resistances of the control circuit may be decreased which will decrease the Bit response settling time.

It is suggested that the mechanical specification require that one of the glass feed through insulators on the header be a differenct colored glass for indexing.

If the minimum current detection range for a fault could be defined to be approximately 15% of rated current with a tolerance of plus or minus 7% of the rated current level, then the precision of the internal voltage supply and reference voltages could be reduced.

It is also suggested that the additional items be specified and tested for future qualification:

NADC-76215-30

Voltage drop from Pwr In to Pwr Out at over current levels.

The allowable output spike when power is initially applied to the Pwr In terminal.

Minimum voltage operation.

That the Fault Bit response will over-ride Trip when the voltage is removed from the Pwr In terminal.

APPENDIX A

PARTS LIST

The state of the s

HA01 POWER HYBRID PARTS LIST

The state of the s

	10 <u>A</u>	<u>5A</u>	2 <u>A</u>	1/2A
R24 R25 R26	100 130 500	200 130 800	500-1K 130 2K	1K-2K 130 4K .40
R27 R28	.08 ohm 50	.08 50	.10	. 10
R29 R30 R31	.08 ohm 50 .08 ohm	.08 50		
R32 R33	.08 ohm			
R34 R64 R65 R66	50 8 1K 1K 1K	16 1K 1K	50 1K	300-510 1K
R67 R68	1K			
D4 D6 D7	1N4148 1N3040B 1N3040B	1N4148 1N3040B 1N3040B	1N4148 1N3040B 1N3040B	1N4148 1N3040B 1N3040B
Q3 Q4 Q5 Q6	2N6316 2N3019 2N6316 2N5339	2N6316 2N3019 2N6316 2N5339	2N6316 2N3019 2N6316 2N5339 RCA 67654	2N6316 2N3019 2N6316 2N5339 RCA 67654
Q7 Q8 Q9 Q10 Q11	RCA 67654 2N3792 RCA 67654 2N3792 RCA 67654	RCA 67654 2N3792 RCA 67654 2N3792	2N 3792	2N3792
Q12 Q13 Q14	2N 3792 RCA 67654 2N 3792			
CX	.l uF	.1 uF	.l uF	.1 uF

The state of the s

HBOLA LOGIC HYBRID PARTS LIST

```
RI
          100 K Untrimmed
          560
R2
R3
          820
R4
          13 K
          15 K
R5
          200
R6
          410
R7
          20 K
R8
          3.9 K
R9
RIO
          3.9 K
          250 K
R11
          1.8 M
R13
          510 K
R16
          510 K
R17
          90 K
R18
          13 K
R55
                  } Active Trim
          17.5
R56
          2.7 K
7.5 K
R57
R58
          680
R69
          1000 pF
Cl
C2
           4700 pF
C3
           0.01 µ
C7
          1000 p
C9
           0.01 µ
C10
           0.01 µ
          MCC3.6A
D1
           MZ43B10
D5
D8
           1N4148
D2
           1N467
1N4148
           CD4070BH (TA6950)
U1
           CD4001BH
U2
           CD4011BH
U3
           LM723H
U7
Ql
           2N5550
Q2
           2N5550
 Q15
           2N5550
 Q16
           2N2484
 Q17
           2N3251
           2N2484
 Q18
           2N3019
 Q19
           2N5550
 Q20
 Q21
           2N5550
           2N5550
 Q22
```

and the state of t

NADC-76215-30

HB02 AMPLIFIER HYBRID PARTS LIST

R14	92 K
R15	47 K Active Trim
R19	75 K
R35	15 K
R36	56 K
	15 K
	15 K
R39	100 K
R41	465 K
R42	476 K
R44	20 K
R45	63 K
R46	8.1 K
R47	8.8 K
R48	46 K
R49	4 K
R50	15 K
R51	410 K
R52	406 K
R53	92 K
	47 K Active Trim
R61	820
R62	3.3 K
R63	1.2 M
C4	1000 p
C5	0.1 μ
C6	0.1 µ
C8	0.01 μ
U5	CA324H
U6	СА339Н

THE REAL PROPERTY OF THE PARTY
D C CONTROLLER PARTS LIST

Header/Power Hybrid (HA01) subassembly Logic Hybrid (HB01A) Amplifier Hybrid (HB02)

Z1 OPI1991 Z2 OPI1991 Z3 OPI1991


D3 1N4002

Header Cover


TANK THE WAY TO SEE THE SECOND
APPENDIX B

HYERID LAYOUTS


A CONTRACT AND A SECTION OF



LEIS PAGE IS BEST QUALITY PRACTICARLE COPY FURNISHED TO DDC



THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDC



B-3

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC

The relative to the relative t

APPENDIX C

THE PARTY OF THE P

CURRENT RATING LINE #/SERIAL

COMPLY

DATA

LIMIT

AHP

EXTERNAL VISUAL AND MECHANICAL EXAMINATION 3.5/4.8.1 requirements dictated by the specification and Verify that the controller meets the physical specification data sheet.

Verify that the controller meets the solderability requirements of MIL-STD-202. SOLDERABILITY 3.7/4.8.3

Verify that the controller has passed MIL-STD-202B, with an additional pressure cycle for fine leak method 112B, condition C and procedure III-A, detection and condition D for gross and leak detection.

3.8/4.8.4.2 SEAL

Connect the 5 controller terminals together and attach the AC High-Pot tester to the controller Observe that there is no 3.9/4.8.5.1 high voltage output and increase the output case and common terminal wire. Enable the breakover during the 1 minute test period. DI-ELECTRIC WITHSTANDING VOLTAGE **CAUTION - 1000V AC. level to 1000V RMS.

Decrease output level and turn off tester.

the 100V supply and record the leakage current from the microammeter after 2 minutes. Connect the five red test clips from the 100V Attach the two black Turn on leakage current set up to each one of the test clips to the controller case. INSULATION RESISTANCE 3.10/4.8.6 controller terminals. 2

VTEST TEST LEAK

LEAK LEAK < 1 µa

>100 MA

6/7/77 JEM1

WAR LATER

6. Turn off the supply and disconnect the two control terminal clip leads. Reconnect the two leads to the PWR OUT and PWR GND terminals. Disconnect the two case clip leads and reconnect them to the CTLIN and CTL GND terminals. Turn on the 100V supply and record the leakage current after 2 minutes.

ISOLATION 3.11.4/4.8.7.4/4.8.6

TEST & VTEST = 100V

되

LEAK

ILEAK < 1 pa

עא 100 ×

LEAK
Turn off the supply and remove all lead
wires.

7. Connect the appropriate load for 100% of rated controller current to the load board. The load configuration can be obtained from the load board configuration matrix in the controller test setup procedure. Connect the load ammeter terminals so that rated current may be monitored.

- Attach the controller to the heat sink fixture.
- Solder the PWR IN and PWR OUT leads to the controller terminals. Attach the test monitor clips to all terminals.

- Set the test switch to Normal and the control switch to Off.
- Set the DVM function switch to volts.
 Turn on the 30V and 17V power supplies and note that there is no load current.

Switch the test point selector (TPS) to "A", and record DVM reading.

VPWR IN

11/17 John

		NAI	C-76215-	30				
COMPLY								
DATA	> <		t msec	ton msec	tr msec	tf_msec	torr msec	am .
							,	Ictl
LIMIT	V _P WR IN = 30.0V IPWR OUT = RATED		.1 to 1.0 msec	.1 to 1.5 msec	.1 to .5 msec	.1 to 2.0 msec	<2.2 msec	. √ ma
	8. Switch the control switch to ON and adjust the power supply so that V _{PWR} IN equals 30V when I _{PWR} OUT equals rated current as measured with the load. IOAD CONDITIONS DURING TEST 4.4.2/6.5.12	9. Adjust the control current to 10.0 ma. Set the control switch to PULSE GEN. and enable the pulse generator. Adjust the pulse width and frequency so that the on time and off time are both 10 msec, as observed on the oscilloscope. Verify proper output operation for 2 minutes. CONDITIONING (RUN-IN) 3.6/4.8.2	10. Set the time interval selector (TIS) to 1 and record reading from the interval timer (IT) + .01 msec. TURN ON DELAY 3.11.27/4.8.7.27/6.5.29	11. Set TIS to 2 and record IT reading. TURN ON TIME 3.11.2/4.8.7.2/6.5.14	12. Set TIS to 3 and record IT reading. RISE TIME 3.11.3/4.8.7.3/6.5.16	13. Set TIS to 4 and record IT reading. FALL TIME 3.11.3/4.8.7.3/6.5.17	14. Set TIS to 5 and record IT reading TURN OFF TIME 3.11.2/4.8.7.2/6.5.15	15. Set the control switch to ON. Decrease the loop current to the point where Ipwn OUT = 0, and record loop current. TURN OFF SIGNAL 3.11.1/4.8.7.12/6.5.11

C-3

			NADC-	76215	-30		
COMPLY							
DATA	ma	VCTL V		tbir ps	V DROP V	IGND ma	32
	ICTL	•	•	_	>		P ON
LIMIT	. 88 6 7	6.48 to 7.93V		<45 µsec	<1.05V		1.1W for 1/2A 3.5W for 2A 8.5W for 5A 16.0W for 10A
	Mere Ipwn our is at rated value and record loop current. TURN ON SIGNAL 3.11.1/4.8.7.1.1/6.5.10	10.0 ma. Set the TPS to "D" and record the DVM reading. CONTROL INPUT SIGNAL (NORMAL) 3.11.5/6.5.30.3	•	the pulse. CONTROL INPUT SIGNAL (NORMAL) 3.11.5/6.5.30.3	19. Set the control switch to ON. Turn the TPS to "C" and record the DVM reading. VOLTAGE DROP 3.11.6/4.8.7.6	20. With the clip-on current probe, measure the ground return current.	Calculate the ON state power dissipation POWER DISSIPATION (ON STATE) 3.11.8/4.8.7.8 (VDROP * IPWR OUT) + (VPWR IN * IGND)

LEAK

<8 µs for 10A
<4 µs ALL OTHERS</pre>

COMPLY			
DATA	V PWR IN V IGND ma		
	> H A		
LIMIT		<.5W	<.5V
	Set the control switch to OFF. Switch to "A" to measure VpWR IN. Measure GND current (= input current) with clip-on probe. Calculate the off state pwr disp =	(VPWR ON) * (IGND) . POWER DISSIPATION (OFF STATE) 3.11.8/4.8.7.8	Disconnect load resistors. Switch test point selector to "B" and measure the voltage developed by the leakage current.

21.

on the current.
current leakage .8.7.7
Switch the DVM to read DC current on the lowest scale. Record the leakage current. LEAKAGE CURRENT 3.11.7/4.8.7.7
Switch the DVM to lowest scale. Rec LEAKAGE CURRENT
22.

*** DO NOT PROCEED UNLESS THE ABOVE

CONDITION HAS BEEN MET.

a rated current indication on the scope. oscilloscope channel B. Set the pulse generator to EXT trigger position and current ammeter and set up the current Observe Short out the load probe to monitor load current on the the output to COMPLEMENT. Set the control switch to PULSE GEN. Obser Set the TIS to 6. 23.

3.11.10/4.8.7.10(a)/ 6.5.8/6.5.24 Adjust load for 150% rated output current. Press the manual switch on the pulse generator and record the 150% trip time from the IT. 24.

The Mark State of the State of

and record the 500% trip time from the IT. the manual switch to reset the controller 25. Adjust load for 500% rated current.

MBBC trip 500 terip 150 1,3 to 8.2 sec 70 to 350 msec

4/12/79 JBM 6/7/79

C-5

COMPLY	
DATA	trip 850 msec
LIMIT	25 to 120 msec
rate	record the 850% trip time when the controller is reset.

Short out the resistive load and observe the controller is reset by pressing the Record the pulse width. the V_{PWR} OUT trace on the scope when TRIP TIME 3.11.10/4.8.7.10(a) (2) manual switch.

3.11.17/4.8.7.17 Note that VPWR OUT remains at 0V after the controller trips out. RESET 3.11.12/4.8.7.12
TRIP-FREE CHARACTERISTIC

controller. Observe that the controller turns on and trips out with the 850\$ Remove the load short and reset the operation after testing for rupture This indicates proper controller. trip time. capacity. 29. C-6

3.11.11/4.8.7.10

RUPTURE CAPACITY

the pulse width control so that the control signal off time is observed to be 4.5 msec when the manual 20K-2K range and the vernier to minimum. Increase Switch the scope to negative trigger. Decrease the pulse generator palse width to the switch is depressed. Note that the controller does not turn on by observing the load voltage 3.11.13/3.11.13.2/4.8.7.13/6.5.23 Reconnect the Channel B test box output to response on the scope Channel the scope. RESET TIME 30.


11/1/2/ JEM

27. 28.

msec

trip SHORT

<1 msec



	LIMIT	DATA	COMPLY
Adjust the loop current so that I _{CTL} equals 10.0 ma. Set the TPS to "D" and record the DVM reading. CONTROL INPUT SIGNAL (TRIP) 3.11.5/6.5.30.2 TRIP INDICATION SIGNAL 3.11.14/4.8.7.14	3.78 to 4.62V	VCTL V	
Remove ammeter shunt. Reconnect the load for rated output current. Switch the control switch to ON and the DVM to AC volts. Set the TPS to "C" and read the AC ripple voltage generated by the controller ripple current. RIPPLE CURRENT 3.11.16/4.8.7.16/6.5.28	76.	VAC VRMS	

31.

32.

frequency and note that the output remains low. Switch the test switch to COMMON MODE and the quency to the lowest frequency scale and the to 100 kHz while monitoring the load voltage Set the control switch to off and Note that the load voltage remains Adjust the signal generator fre-Sweep the signal generator up on the scope. Adjust the signal generator amplitude control for 10V AC as monitored sweep the signal generator to its lowest 3.11.25/4.8.7.25 output to maintain the 10V AC level as COMMON MODE REJECTION the DVM. constant. needed. Ĕ 33.

until either the BIT voltage is 15.0V and indicated Increase the loop current Set the test switch to NORMAL and adjust 10 minutes reduce the loop current to 10.0 mg the load for 10% rated load current when the Set the DVM to monitor DC volts and the TPS on the DVM or the loop current is 15.0 ma. 3.11.28/4.8.7.25 MAXIMUM CONTROL SIGNAL control switch is ON. to D. 34.

COMPLY								1					
DATA	VCTL		t r ===================================				VCTLV	VDROPV		VCTLV		tBIT us	
LIMIT	9.9 to 12.1 V		0.1 to 0.5 msec	tr of #12 ±0.05 ms			6.48 to 7.93 V	<1.05 V	VDROP of #19 ±0.05 W	9.9 to 12.1 V	•	<45 µs	
	35. Record the BIT voltage from the DVM CONTROL INPUT SIGNAL (FAULT) 3.11.5/6.5.30.1	Set the pulse generator to SYNC trigger and the output to COMPLEMENT. Set the control switch to PULSE GEN and adjust the pulse width so that the on time and off time are both 10 msec. as observed on the oscilloscope.	36. Set the TIS to 3 and record the IT reading for rise time.	Confirm that the above rise time is the same as that recorded in step 12.	Set the pulse generator to EXT.	37. Increase the load current up to the controller's rated value and note that the NORMAL BIT level returns.	BIT FAULT INDICATION SIGNAL 3.11.29/4.8.7.29(a)	38. Turn the TPS to C and record the DVM reading.	Confirm that the above voltage drop is the same as that recorded in step 19.	39. Turn the TPS to D. Turn off the 30V power supply and note the FAULT BIT voltage BIT FAULT INDICATION SIGNAL 3.11.29/4.8.7.29(b)	40. Set the pulse generator to SYNC. Measure the control voltage response time for VCTL (on channel B) to settle within the above range from the start of the pulse.	CONTROL INPUT SIGNAL (FAULT) 3.11.5/6.5.30.3	Set the control switch to OFF before removing the test leads.

APPENDIX D
SPECIFICATION

A SALANTA MANTEN

• •

.


ļ.,

SPECIFICATION NO. NADC-30-T3-7602/01 27 APR 19/3

MULITARY SPECIFICATION SHEET

FOWER CONTROLLER, DC LOAD STATCHING SPST, NURMAL OPEN, & THRU 10 AMPERES

The complete requirements for procuring the controllers described herein shall consist of this document and the latest issue of



The second state of the second state of the second
- NOTES: (a) Name plate location.
 - (b) Pin designations are for reference only and do not appear on header.
 - (c). Terminals shall be tin plated followed by a flow process or coated with composition Sn 40 to Sn 70 solder conforming to QQ-S-571.
 - (d) TS7602/01-001, 002 & 003 only
 - (e) 137602/01-001, & 002 only
 - TS7602/01-001 only

WATER CONTRACTOR

EQUIREMENTS:

MECHANICAL AND DIMENSIONAL CHARACTERISTICS

Configuration See Figure 1 Dimensions Inches ±0.02 for two place decimals Tolerances · · · · · ±0.005 for three place decimals Enclosure Type 4 Weight See Figure 1 15 in. lb. Mounting torque Terminal strength Pull test Condition A - 10 pounds.

THERMAL CHARACTERISTICS

Thermal resistance case-to-sink 0.50°C/watt with specified mounting torque

Heat sink temperature See Table I (design consideration)

ELECTRIC CHARACTERISTICS (-54 to 120°C case temperature unless otherwise specified)

General

Circuit arrangement SPST NO 100 megohms minimum Dielectric withstanding voltage Applicable Applicable 106 minimum Applicable Leakage current See Table I Power dissipation See Table I See Table I Common mode rejection Applicable

Power Circuit

SPECIFICATION NO. MADC-30-TS-7602/01 27 APR 1976

<u> </u>	
Current	a a mahla t
	See Table I
Frequency (rated)	Not applicable
Voltage drop (no load to rated)	1.2 volts de maximum & -54°c
•	.9 volt de meximum @ 100°c
Current limiting	270-330% rated load
Ripple current	
(no load to 100% rated)	35 rated maximum
(in current limit to short circuit)	5% rated maximum
Rupture capacity	Unlimited
DC offset voltage	Not applicable
Let through current	•
Amplitude	330% of rated current maximum
Time	10 milliseconds maximum
Tail sale	See Figure 1
Reset immunity	Not applicable
Transients	·
Operating voltage	Applicable
Spike overvoltzge	Applicable .
Standby power	Not applicable
Response	:
Turn on time	
Rise time	0.1 milliseconds minimum
•	0.5 milliseconds maximum
Turn off time	2.0 milliseconds maximum
Tail like	0.1 milliseconds minimum
•	2.0 milliseconds maximum
Turn on delay	O.1 milliseconds minimum
•	1.0 milliseconds maximum .
Trip free	Applicable
,	•
	See Figure 1
Nonrepetitive reset	Applicable (3) seconds
	minimum between resets)
Repetitive reset	Applicable
Zero voltage turn on	Mah amala a
Zero current turn off	Not applicable
Control Circuit	. une abbricable
Supply voltage	.0 volts de maximum
	.O millismperes maximum
Turn-on Current	O milliannesse
0	O milliamperes minimum
Turn-off Current 1.	o millianneres mavieum

. 27 Acr. 1976

Control Circuit (cont)

BIT input imp	edances	and signals ((<u>+</u> 10%)
Fault Normal	• • •		. 720 ohms, 7.2 Volts de
Removal time t		_	5.0 milliseronds minimum
Turn off voltage		• • • • • •	Not applicable Not applicable
Input transients	• • • •	• • • • • •	Applicable

Supply voltage .														
Reset voltage .		•	•	•	•	•	•	•	•		•	•	•	Not applicable
Rate of change	•	•	•	•	•	٠.	•	•	•	٠	•	•	•	Not applicable
Input transients														Not applicable
Application time	ໝ	F	63	e t	•	•	•	•	•	•	•	•	•	Not applicable

Crae temberstar														•
Operating	•	•	•		•	•	•	•	•	•	•	٠	•	-54°C to 120°C
Storage (nonop	e	zt	رمز	g)		•			•	•	•	•	•	-65°C to 150°C
Shock														
Mechanical .		•	ė					•	•	•			•	100 G for 11 milliseconds
Temperature	•	•			•	•	•			•		•	•	-54°C and 71°C
Vibration														
Acceleration .					•	•	•		•	•	•	•	•	100 G
Salt fog		٠	•			•		•	٠	•	•	•	•	Applicable ·
Humidity														Applicable
•														

NADC-76215-30

SPECIFICATION NO. NADC-30-TS-7602/01 27 APR 1976

Operation at temp. extremes Applicable Temperature-altitude Applicable

Operating ambient


Temperature -54°C to 95°C

Altitude Sex level to 100,000 feet

TABLE I. Dash numbers and applicable characteristics

Part No.	Current Rating (1)	Power !	issipatio ON	n - Wetts	Leakage Current-Max	ceat Sink	
. TS7602/01	Amperes	-54°C	25°C	100°C	100 °C	(Microsmperes)	ec har.
001	0.5	1.3	1.1	1.0	.50	500	173
002	2.0	4.0	3.5	3.0	.50	500	173
003	5.0	7.0	8.5	8.0	.50	500	116
004	10.0	17.0	16.0	15.0	.50	1000	112

(1) Steady state



APPENDIX E
FAILURE MODE ANALYSIS

1

一个可能的特殊是人们是你是几种的最后的

1.0 INTRODUCTION

This failure mode analysis has been prepared in response to Paragraph 7 of the Work Statement No. 30P9—Solid State Power Controllers, dated 6 April 1976. The analysis has been conducted in accordance with Paragraph 3.4.2 of the Reliability Program Plan for Power Controller DC, Load Switching, dated 15 October 1977. The design data basis for this analysis is the final design of the DCPC as presented elsewhere in this report.

2.0 FUNCTIONAL ANALYSIS

The failure mode analysis is derived from a functional analysis of the controller. The major functions of the controller with respect to the power input and output terminals are as follows:

The controller will:

- 1) Turn on within the specified rise time delay limits when commanded on.
- 2) Turn off within the specified fall time limit when commanded off.
- 3) Trip out within the specified time limits and will not trip out prematurely.
- 4) Maintain the Power-Input-to-Power-Output voltage drop below the specified limit.

The New York of the Paris

5) Maintain the power dissipation below the specified limits.

- 6) Maintain current leakage at the Power Output below the specified limit when off.
- 7) Provide the specified current limiting.
- 8) Maintain correct operation (no trip out) after exposure to the specified long-term and short-term transient voltages at the Power Input.

The internal functions of the controller are identified and grouped into three major subfunctions as shown in the controller functional block diagrams of Figure 3 (Logic), Figure 5 (Amplifier) and Figure 8 (Power) in Section 2 (Circuit Design and Operation) of this report. These three major elements (plus a separate semiconductor diode) represent the physical partitioning of the controller into hybrids with interconnections as shown in Figure 1. The output signals (lines) from each hybrid or deck to the other two are the outputs whose failure modes and effects are analyzed and recorded in detail in this appendix.

3.0 FAILURE MODE ANALYSIS PROCEDURE

The output signal lines were grouped by major subfunction and analyzed one-by-one in terms of failure modes and effects. First, each output line was identified; then, the major possible failure modes were determined; the failure effects on the other two major subfunctions and on the controller power output were obtained; the symptom of failure, if any, presented to the controller input terminals wad deduced.

The conditions attendant on the analysis of each individual failure mode are as follows:

A Committee of the second seco

- Only a single failure has occurred (the probability of a time overlap double failure occurrence is so low as to be negligible)
- 2) The controller has been thoroughly debugged and tested and is running normally (commanded on or off) just prior to failure.
- 3) The failure symptons recorded are those directly available to the external system observed as voltage levels at the control input of the controller; indirect symptoms such as the reaction of the controller-fed load equipment, and its subsystem and system are assumed not to be always available or to be ambiguous with respect to the location and cause of failure.
- 4) Control input terminal voltage levels are considered to provide Bit status information and fault symptoms; they do not provide a major function controller output.

4.0 ANALYSIS RESULTS

Failure modes and effects are documented on the FMEA (failure-modes-and-effects) Table E-1 attached:

1) Logic hybrid outputs: Sequence Nos. 1-3

2) Amplifier hybrid outputs: Sequence Nos. 4-8

3) Power hybrid outputs: Sequence Nos. 9-10

Several of these failure modes and their resultant effects were noted during debugging and testing of the one hundred controllers produced.

TABLE E-1.

DC CONTROLLER

PAILURE MODES AND EFFECTS ANALYSIS

	{ ·	•	•		, 4	
	FAILURE MODE	END EPPECT	Controller will not switch on. Therefore, no . output delivered to load.	Premature trip out of the controller.	Controller will in not trip out. Output may be latched off or on, independent of the control input.	
	ia ao aúsaas	TOCAL EPPECT	Supply to the contro circultry removed. Power on amplifier (U5/A) cannot supply turn on signal to power switch.	Reference level to voltage comparators on AMP hybrid lower thus lowering the threshold voltages for trip and minimum current detection.	Reference level to voltage comparators increased, thus increasing threshold voltages for trip and minimum current detection. Possible damage to CMOS IC's.	•
ANALYSIS	y swodenas	DETECTABILITY	Condition A	Condition B or Condition A. depending on faulted supply voltage.	Condition C	
Pailure modes and eppects analysis	Posetaty Callege		015 Open; Q19 Open; U7 Malfunction; C9 Short; C8 Short; D5	Ols Base open; UT Malfunction; DS Leaky.	019 Base Open; D9 leaky; U7 Malfunction	•
PAI	PATLUBE MONE NO.	6 DESCRIPTION	W on internal supply line.	Low voltage on internal supply line.	High voltage on internatupply line.	aptde Conditions A a Description List. sabsets.
LOGIC DECK	OUTPUT FUNCTIONAL	DESCRIPTION	+12.5 V - Precision reference and supply output.			For description of sy through R, See Sympto Pollow these MEA wor
1061	SEQ.	. 02	A	E-4		HOTE

. 1		1	•	ı- ·- ı	NADC-7	215-30		
AILURE MODE	END EFFECT	Controller will not turn on.	s Controller will not turn off or trip out.	Reduced voltage delivered to load.	Improper Controller status detected on Control input terminals; Power Output unaffected,	Improper Controller status detected on Control input Terminals. Power Output unaffected	Controller Power output is turned off when it should be on.	·
EFFECT OF FAILURE MODE	LOCAL EPPECT	Pwr. On amp. (U5/A) will not receive turn on signal.	Pwr. On amp. receives - constant turn on signal.	Intermediate out- put to Pwr. On Amplifier.	п		·	
SANDAGNAS	DETECTABILITY	Condition A	Condition D or Condition R, depend ing on DCPC output current.	Condition A or Condition F, depending on REF RAMP voltage level.	Response voltage outside of detection levels for all Controller states.	PAULT BIT state indicated for steady state and under interroga- tion		
PAPILAD AIGEBRA	control carding	C3 shorted; Q17 Open, Q15 Open; U2/D Stuck High; Supply Ref. Stuck Low.	017 shorted; U2/D Stuck low due to faulty logic.	Poor gain 017; Supply Ref. Low.	DB Leaky; Dl Open.	U2/B stuck high; U1/C stuck low; &l open; Ql open.	Control input terminals indicates NORMAL state.	
ON BOOM BELLIAM	4 DESCRIPTION	stuck off.	Stuck on.	Will not switch Completely high.	BIT level lower than allowable levels for any BIT response.	Invalid BIT fault condition detected (normal operation)	U2/A stuck high 82 open Q8 open	
OUTBIN SINCETONAL	DESCRIPTION	Ref. Ramp Ref. Ramp to develop output rise and fall time.			Control Input Loop BIT Response indicates TRIP, WORMAN, or PAULA Status When 10ms input applied.	•	Invalid BIT MORNAL condition detected (Trip condition)	,
6.23		•			m E-5			

TABLE E-1.

Γ			999		EPPECT OF FA	FAILURE MODE .
	CUTPUT FUNCTIONAL DESCRIPTION	FAILURE MODE NO. 6 DESCRIPTION	Possible Causes	SYNCTONS & DETECTABLLITY	LOCAL EPPECT	END EFFECT
	*** BIT level during trip state (correct level for TRIP is	al open; Ql open; U2/B stuck high; U1/C stuck low	BIT indicates invalid state, i.e. a voltage level in between a valid normal state voltage.	· · .	•	Controller Power Output is turned off when it should be on.
	Control Input (Cont.)	BIT levels higher than allowable levels for any BIT response.	ClO shorted	Control input termin al response voltage above normal state detection levels for all controller state		a. Controller may not turn on at low temperature. b. Controller, if tripped out, may turn itself back on.
		BIT lavel above 12V.	13 open; Q20 open.	Higher than allowable level for FAULT state. FAULT condition may not be detected.	Turn on control signal will not resch control logic.	Controller will not turn on—no output K delivered to load. F
	Bupply Ref eignal level proportional to Power Imput Voltage	Level shorted to ground.	US/D shorted.	Condition A.	017 input voltage too low.	Controller will not L. turn on.
		High supply Ref. value.	Input to U5/D leaky.	No symptom at control input terminals.	Mon€.	Power Output rise/ fall time out of spec. Short rise times; long fall times during turn on and turn off of controller output.
	TRIP-signal to control logic indicates trip condition has cocurred	Stuck high.	C4 shorted; U6/B on U6/A output open; C6 shorted; U5/D Malfunction	Condition G	Solid state switch will not turn off during over current conditions.	Controller will not trip out. Possible damage to the controller output stage and/or load.
		stuck low.	U6/B or U6/A latched low; Q16 leaky from C to B; Sense input open; (blown out sense resistor)	Condition H	Constant trip indication to con- trol logic (even without load current	Controller will not turn on.

			OSCUTO BISTOSON	a phonduva	EFFECT OF PA	PAILURE MODE
850. 85.	OUTFUT FUNCTIONAL DESCRIPTION	FALLUNE MODE NO. 6 DESCRIPTION	PUSSIBLE CAUSES	DETECTABLLITY	LOCAL EPPECT	END EPPECT
•	MINI - signal to con- trol logic indication >x15% rated load courent.	gtuck high.	U6/C output open.	FAULT BIT indica- tion when output is at rated our- rent, NORMAL BIT indication with interroga- tion pulse.	Control logic will not receive indica- tion of minimum current.	No effect on power output.
		Stuck low.	U6/C output shorted to ground. Q16 leaky from C to B.	FAULT BIT indication detected with interrogation pulse when there is no output current (power output commanded off.)	Control logic will receive constant minimum output current signal.	No effect on power output.
~ E-7	Gain Comp. provides additional drive to the power switch during overcurrent excursions of the load.	Gain Comp. stuck low.	US/C output defective US/D stuck high.		No additional drive to power switch.	Current limiting of the Controller output during an overcurrent condi- tion to the load will cause the out- put switch to absorb, power, thus heating 90 the power transis- tors and increasing Gr their gain. This will reduce the voltage drop between the input and output terminals and will increase the effect- ive current limiting level. This effect will become more predominate as the case temperature
		Gain Comp. stuck high.	U5/C output defect- ive U6/D stuck low.		Gain compensation always provided to power switch	High controller power dissipation when turned on.

ACM SOLUTION	END EFFECT	Controller will not turn on.	Controller will not turn off. Load and/ or controller may be damaged if an overcurrent condition accurs.	Controller will Bot-		Controller will not :: turn off. Load may be damaged if an overcurrent condi- tion occurs.	Controller turn on for multiple output stage units (10A or 5A) 1/2A or 2A controllers will not turn on.	•
	5	Q4 of power evitch cannot turn on.	Od always turned on thereby keeping the power switch turned on.		Control circuitry sense overcurrent condition.	Same End Effect	Same as End Effect.	•
	SYMPTOMS 4 DETECTABLLITY	Condition A; Condition H	Condition G		Condition M	Condition B Condition G	Condition A Condition H	R-1.
	POSSIBLE CAUSES	US/A output defective	US/A output defective		Blown out sense resistor.	h 07, 09, 011, 013 shorted; 08, 010, 012, 014 leaky; 04 shorted/leaky; 06 shorted/leaky;	Sense resistors blown open; Q4 open; Q6, Q10, Q12, Q14 open; Q7, Q9, Q11, Q13 open.	TABLE
	PAILURE MODE NO. 6 DESCRIPTION	Stuck low.	Stuck high.		open aircuit.	Stuck on (power switc stuck on)	Stuck off.	
	OUTPUT FUNCTIONAL DESCRIPTION	Power On - signal from control circultry to power switch to turn- on.	Power on.	Bense - Voltade refer	14 H	Power Out.		
•	8EQ.	•	· · · · · · · · · · · · · · · · · · ·	E-8		9.		

~
ı
ш
闰
۲
8
~
2
•

A Sold of the second

A Late

		•-	· · · · · · · · · · · · · · · · · · ·
FAILURE MODE	END EFFECT	Load voltage may be below acceptable levels. Possible output current limiting during overcurrent condi- tions. Voltage drop between Power Input and Output greater than 1.05 volts at room tem- perature.	NADC-76215-30
EFFECT OF FA	LOCAL EFFECT	High power dissipa- tion concentrated in solid state switch.	Possible above normal power dissipation for off condition.
	SYMPTOMS & DETECTABLLITY	Voltage drop between Power Input and Output greater than 1.05 volts at room temperature.	Control input ter- minal voltage may not indicate a FAULY state depend- ing on the amount of leakage. If current is less than #15% of rated output fault will not be indicated.
	POSSIBLE CAUSES	Burn out of one or more of the power switching transistors (Q7, Q9, Q11, Q13) or drive transistors	Leaky power switch- ing or drive trans- istor.
	PAILURE MODE NO.	Output not switched fully on.	Leaky output when control aignal removed.
	CUTPUT FUNCTIONAL DESCRIPTION	Power Out (cont'd.)	•
	SEG.		E-9 .

TABLE E-1

SYMPTOM DESCRIPTION LIST

Condition A

Fault BIT state indicated at control input terminals during steady state application of input signal. Normal state indicated when input terminals are interrogated with 50µs pulse.

Condition B

Control input terminals will indicate a trip state. The input terminals may indicate a fault condition when interrogated with a 50µs pulse.

Condition C

If the +12.5V supply line voltage goes above 20V, the CMOS logic may be damaged, in which case, either symptom condition A or D may be evident. An increase in the 12.5V line voltage will cause a slufting up of the trip curve; therefore, the controller may not trip out during over current conditions. The increase of the threshold levels may also cause a steady state fault indication when the controller is passing current above the normal minimum current level (~15%).

Condition D

Controller output will not switch off. Normal BIT state indicated when input signal applied. Fault state indicated when interrogation pulse applied.

Condition E

During over current condition, the trip current level is detected but control logic may be stuck so that trip BIT state is indicated but controller does not turn off.

Condition F

Solid State switch will not saturate; thus, the power output terminal voltage will be below normal. Depending on this voltage, the output current to the load may produce a Normal or a Fault BIT state.

Condition G

Controller will not trip out when an overcurrent condition exists. Normal BIT state indicated at input terminals.

NADC-76215-30

Condition H

が、中で、一の間、大型間間、最大のの変素。 ている (のでは)の (のできる) (のできる) (のできる) できるしょう

Controller will not turn on. BIT TRIP indication returned at steady state turn-on and during interrogation pulse.